

FIG. 4 <u>5</u> 51 501 Sa -1/4 54 55 52 502 504 AMPLITUDE ADJUSTING CIRCUIT Sc Sf **ADDER** 1/2 53 503 Se -1/4

6 61 65 62 64 Sc Sg 601<sub>O</sub> ABSOLUTE VALUE CIRCUIT 603 SUBTRACTOR AMPLITUDE ADJUSTING CIRCUIT 602<sub>O</sub> MINIMUM VALUE SELECTOR Sb **DELAY** Sh

63

FIG. 5






FIG. 7





ADDER

က

`ထ

DELAY

DELAY

Se
FREQUENCY
SIGNAL

EXTRACTING
CIRCUIT

AMPLITUDE
SIGNAL
GENERATOR

GENERATOR

DELAY

FIG.

 $\infty$ 





FIG. 11








FIG. 13





స S) DELAY DELAY Sc DELAY පු

ADDER S AMPLITUDE-RESTRICTING SIGNAL GENERATOR FREQUENCY SIGNAL EXTRACTING CIRCUIT ဖ → DELAY

FIG. 16

